UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/553,790	10/19/2005	Francesco Pessolano	NL03 0397 US1	4003
65913 NXP, B.V.	7590 07/18/201	EXAMINER		
NXP INTELLE M/S41-SJ	ECTUAL PROPERTY	KING, JOHN B		
1109 MCKAY	DRIVE	ART UNIT	PAPER NUMBER	
SAN JOSE, CA 95131			2435	
			NOTIFICATION DATE	DELIVERY MODE
			07/18/2011	ELECTRONIC

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

Advisory Action Before the Filing of an Appeal Brief

Application No.	Applicant(s)		
10/553,790	PESSOLANO, FRANCESCO		
Examiner	Art Unit		
John B. King	2435		

	ŭ
The MAILING DATE of this communication appears on	the cover sheet with the correspondence address
THE REPLY FILED <u>28 June 2011</u> FAILS TO PLACE THIS APPLICAT	TON IN CONDITION FOR ALLOWANCE.
 a)	Action, or (2) the date set forth in the final rejection, whichever is later. In
TWO MONTHS OF THE FINAL REJECTION. See MPEP 706.07(f) Extensions of time may be obtained under 37 CFR 1.136(a). The date on which have been filled is the date for purposes of determining the period of extension under 37 CFR 1.17(a) is calculated from: (1) the expiration date of the shorteneset forth in (b) above, if checked. Any reply received by the Office later than the may reduce any earned patent term adjustment. See 37 CFR 1.704(b). NOTICE OF APPEAL	the petition under 37 CFR 1.136(a) and the appropriate extension fee and the corresponding amount of the fee. The appropriate extension fee ed statutory period for reply originally set in the final Office action; or (2) as
2. The Notice of Appeal was filed on A brief in compliance	hereof (37 CFR 41.37(e)), to avoid dismissal of the appeal. Since
3. The proposed amendment(s) filed after a final rejection, but price (a) They raise new issues that would require further considers (b) They raise the issue of new matter (see NOTE below); (c) They are not deemed to place the application in better form	ation and/or search (see NOTE below);
appeal; and/or (d) They present additional claims without canceling a corresponding NOTE: (See 37 CFR 1.116 and 41.33(a)).	ponding number of finally rejected claims.
non-allowable claim(s). 7. For purposes of appeal, the proposed amendment(s): a) will how the new or amended claims would be rejected is provided to the status of the claim(s) is (or will be) as follows: Claim(s) allowed: Claim(s) objected to: Claim(s) rejected: 1-8,13 and 14. Claim(s) withdrawn from consideration:	
AFFIDAVIT OR OTHER EVIDENCE 8. ☐ The affidavit or other evidence filed after a final action, but befor because applicant failed to provide a showing of good and suffic was not earlier presented. See 37 CFR 1.116(e).	re or on the date of filing a Notice of Appeal will not be entered cient reasons why the affidavit or other evidence is necessary and
showing a good and sufficient reasons why it is necessary and v	me <u>all</u> rejections under appeal and/or appellant fails to provide a was not earlier presented. See 37 CFR 41.33(d)(1).
10. ☐ The affidavit or other evidence is entered. An explanation of the REQUEST FOR RECONSIDERATION/OTHER	e status of the claims after entry is below or attached.
 The request for reconsideration has been considered but does See Continuation Sheet. 	NOT place the application in condition for allowance because:
12. ☐ Note the attached Information <i>Disclosure Statement</i> (s). (PTO/S 13. ☐ Other:	SB/08) Paper No(s)
/Kimyen Vu/ Supervisory Patent Examiner, Art Unit 2435	/John B King/ Examiner, Art Unit 2435

Continuation of 11. does NOT place the application in condition for allowance because:

I) Applicant's first argument appears to be that the cited prior art does not teach having multiple processing circuits and to "receive a pair of processing signals for each of the processing circuits".

First of all, the examiner would like to note that the claims do not recite that each processing circuit sends a pair of signals to the activity monitor. They merely recite that the activity monitor receives a pair of signals (2 signals) for each processing circuit where one of the signals is an output signal from the processing circuit. The other signal in each pair of signals is not specifically defined in the claims. Therefore, the examiner will interpret this signal, in the pair of signals, as a power connection i.e. each pair of signals includes a power connection and an output signal from the processing circuit. Therefore, only one signal is required to be sent from each processing circuit.

Regarding the multiple processing circuits, Thuringer col. 1 lines 25-38 teaches monitoring the power consumption of a data processing device in order to mask the power supply using a loading circuit. Claim 1 of Thuringer goes on to recite that "said data processing device including a plurality of logic circuits" i.e. there are multiple processing circuits. Claims 1 further recites that "the power consumption of the data carrier is masked ... in dependence on the portion of the plurality of logic circuits involved". Therefore, the total power consumption of the device is a summation of the power consumption of each of the individual logic circuits. In order to achieve this, each processing circuit must send a power consumption signal to be summed and used to mask the total power supply current of the device. This can also be seen in Figure 3 of Thuringer. Figure 3 teaches having the security circuitry 9, which is comprised of multiple logic circuits, send multiple signals through wires 11 to the complementary machine 10. The complementary machine calculates the total load (total power consumption) of the device and draws an appropriate load current to mask the total power consumption.

II) Applicant is arguing combination of references because Thuringer "teaches away" from the proposed combination.

The examiner respectfully disagrees. Even though Thuringer teaches that it is preferable to have the loading circuit and the data processing device be combined together in one circuit does not constitute teaching away from having them be separate. Thuringer actually teaches that the loading circuit and the data processing device can be separate, but it would be beneficial to have them be combined together. Please also see MPEP 2145 X.D.(1), which recites that "A known or obvious composition does not become patentable simply because it has been described as somewhat inferior to some other product for the same use".